Society for Electronic Transactions and Security jobs for Research Associate / JRF Science in Chennai. Last Date to apply: 28 Jun 2019
Research Associate / JRF Science
Society for Electronic Transactions and Security
Expired
Posted: 18 Jun 19
Job Description
Research Associate / JRF Science job opportunities in Society for Electronic Transactions and Security (SETS)
Post 1: Research Associate /1Post
Title of the Sponsored Project: Design and Development of Fast and Robust Authentication and Key Distillation Protocols for QKD systems
Post 1: Research Associate /1Post
Essential Qualifications: a) PhD in Engineering/Science in the relevant area of the project
or
b) M.E/M.Tech in Microelectronics and Photonics/Laser and Electro Optics/Electronics and Communication Engineering/VLSI Design/Digital Electronics/Embedded Systems/ or equivalent from a recognized university with First Class or equivalent with at least 3 years of relevant experience.
Desirable Skills/ Knowledge: a) Knowledge of Quantum Communication and Information. b) Hands-on experience in optical communication interfaces. c) Knowledge of Xilinx FPGA implementation flow and tools. d) Knowledge of FPGA realization and control softwares.
Selection Procedure: Interview
Salary: Rs 47000 p.m. plus 24% HRA
Post 2: Junior Research Fellow-JRF /Number of Posts: 2
Essential Qualifications: M.E/M.Tech in Electronics and Communication Engineering/Digital Electronics/ Embedded Systems/VLSI Design/Microelectronics and Photonics/Laser and Electro Optics/ or equivalent from a recognized university with First Class or equivalent.
Areas of Skill sets/ Knowledge required: a) Knowledge of Xilinx FPGA implementation flow and tools b) Hands-on experience in simulation using MATLAB/ModelSim and FPGA realization using VHDL/Verilog programming. c) Knowledge of clock, memory, DCM, and I/O management and implementation on FPGAs (desirable) d) Experience in design integration, FPGA I/O communications and testing (desirable)
Salary: Rs 31000 p.m. plus 24% HRA
Selection Procedure: Written Test and Interview
The positions as proposed are purely temporary on Contract basis with consolidated salary under the project. The contract will be for 3 years. In each year, performance review shall be made to ensure continuation. Upon satisfactory performance, RA will be paid Rs 49000 p.m. plus 24% HRA for the 2 nd year and Rs 54000 p.m. plus 24% HRA for the 3rd year.
The JRF will become SRF after two years and will be paid Rs 35000 p.m. plus 24% HRA for the 3rd year. Other rules apply as per prevailing DST norms.
b) M.E/M.Tech in Microelectronics and Photonics/Laser and Electro Optics/Electronics and Communication Engineering/VLSI Design/Digital Electronics/Embedded Systems/ or equivalent from a recognized university with First Class or equivalent with at least 3 years of relevant experience.
Desirable Skills/ Knowledge: a) Knowledge of Quantum Communication and Information. b) Hands-on experience in optical communication interfaces. c) Knowledge of Xilinx FPGA implementation flow and tools. d) Knowledge of FPGA realization and control softwares.
Selection Procedure: Interview
Salary: Rs 47000 p.m. plus 24% HRA
Post 2: Junior Research Fellow-JRF /Number of Posts: 2
Essential Qualifications: M.E/M.Tech in Electronics and Communication Engineering/Digital Electronics/ Embedded Systems/VLSI Design/Microelectronics and Photonics/Laser and Electro Optics/ or equivalent from a recognized university with First Class or equivalent.
Areas of Skill sets/ Knowledge required: a) Knowledge of Xilinx FPGA implementation flow and tools b) Hands-on experience in simulation using MATLAB/ModelSim and FPGA realization using VHDL/Verilog programming. c) Knowledge of clock, memory, DCM, and I/O management and implementation on FPGAs (desirable) d) Experience in design integration, FPGA I/O communications and testing (desirable)
Salary: Rs 31000 p.m. plus 24% HRA
Selection Procedure: Written Test and Interview
The positions as proposed are purely temporary on Contract basis with consolidated salary under the project. The contract will be for 3 years. In each year, performance review shall be made to ensure continuation. Upon satisfactory performance, RA will be paid Rs 49000 p.m. plus 24% HRA for the 2 nd year and Rs 54000 p.m. plus 24% HRA for the 3rd year.
The JRF will become SRF after two years and will be paid Rs 35000 p.m. plus 24% HRA for the 3rd year. Other rules apply as per prevailing DST norms.
Job Particulars
Role research jrf srf
Education M Phil / Ph.D, ME/M.Tech
Who can apply Freshers
Hiring Process Written-test, Face to Face Interview
Employment TypeFull Time
Job Id638087
Locality Address
State Tamil Nadu
Country India
About Company
SETS is an initiative of the Central Government through the Office of the Principal Scientific Adviser (PSA) to the Government of India. SETS was set up for the purpose of nucleating, sensitising and developing technologies that can protect the information wealth of the country. Such an idea to form a specialized organisation in the area of information security was conceived by Dr. A.P.J. Abdul Kalam, formerly the Hon’ble President of India and was implemented by Dr. R.Chidambaram from the Office of the PSA.
Jobs By Location
Chennai
Noida
Bangalore
Hyderabad
Ahmedabad
Pune
Gurgaon
Mumbai
Delhi
Kolkata
Others also searched for
Job & career videos Subscribe
